

Qualification Results Summary AD5755-1 LFCSP

QUALIFICATION PLAN / STATUS			
TEST	SPECIFICATION	SAMPLE SIZE	RESULTS
High Temperature Operating Life (HTOL)*	JEDEC <i>JESD22-A108</i>	9 x 45	Pass
Highly Accelerated Stress Test (HAST)*	JEDEC <i>JESD22-A110</i>	9 x 45	Pass
Temperature Cycle (TC)*	JEDEC <i>JESD22-A104</i>	9 x 45	Pass
Temperature/Humidity/Bias (THB)*	JEDEC <i>JESD22-A101</i>	3 x 77	Pass
High Temperature Storage Life (HTSL)	JEDEC <i>JESD22-A103</i>	3 x 77	Pass
Solder Heat Resistance (SHR)*	JEDEC/IPC <i>J-STD-020</i>	9 x 11	Pass
Latch-Up	JEDEC <i>JESD78</i>	±100mA	Pass
Electrostatic Discharge <i>Human Body Model</i>	ESDA/JEDEC <i>JS-001</i>	3/voltage	Pass ±1.8kV
Electrostatic Discharge <i>Machine Model</i>	JESD22-A115	3/voltage	Pass ±100V
Electrostatic Discharge <i>Field-Induced Charged Device Model</i>	JEDEC <i>JESD22-C101</i>	3/voltage	Pass ±1.0kV

*Preconditioned per JEDEC/IPC J-STD-020

TIMING CHARACTERISTICS

$AV_{DD} = V_{BOOST_x} = 15\text{ V}$; $AV_{SS} = -15\text{ V}$; $DV_{DD} = 2.7\text{ V}$ to 5.5 V ; $AV_{CC} = 4.5\text{ V}$ to 5.5 V ; dc-to-dc converter disabled; $AGND = DGND = GND_{SW_x} = 0\text{ V}$; $REFIN = 5\text{ V}$; voltage outputs: $R_L = 1\text{ k}\Omega$, $C_L = 220\text{ pF}$; current outputs: $R_L = 300\ \Omega$; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

Parameter ^{1, 2, 3}	Limit at T_{MIN} , T_{MAX}	Unit	Description
t_1	50	ns min	SCLK cycle time
t_2	17	ns min	SCLK high time
t_3	17	ns min	SCLK low time
t_4	20	ns min	$\overline{\text{SYNC}}$ falling edge to SCLK falling edge setup time
t_5	15	ns min	24 th /32 nd SCLK falling edge to $\overline{\text{SYNC}}$ rising edge (see Figure 79)
t_6	500	ns min	SYNC high time following a configuration write
	5	μs min	SYNC high time following a DAC update write
	20	μs min	SYNC high time following a DAC update write (slew rate control enabled)
t_7	15	ns min	Data setup time
t_8	10	ns min	Data hold time
t_9	20	μs min	$\overline{\text{SYNC}}$ rising edge to $\overline{\text{LDAC}}$ falling edge (applies to any channel with digital slew rate control enabled; single DAC updated)
	5	μs min	$\overline{\text{SYNC}}$ rising edge to $\overline{\text{LDAC}}$ falling edge (applies to any channel with digital slew rate control disabled; single DAC updated)
t_{10}	10	ns min	$\overline{\text{LDAC}}$ pulse width low
t_{11}	520	ns max	$\overline{\text{LDAC}}$ falling edge to DAC output response time
t_{12}	See the AC Performance Characteristics section	μs max	DAC output settling time
t_{13}	5	μs min	CLEAR high time
t_{14}	9	μs max	CLEAR activation time
t_{15}	45	ns max	SCLK rising edge to SDO valid
t_{16}	5	μs min	$\overline{\text{SYNC}}$ rising edge to DAC output response time ($\overline{\text{LDAC}} = 0$) (single DAC updated)
t_{17}	500	ns min	$\overline{\text{LDAC}}$ falling edge to $\overline{\text{SYNC}}$ rising edge
t_{18}	1	μs min	$\overline{\text{RESET}}$ pulse width

¹ Guaranteed by design and characterization; not production tested.

² All input signals are specified with $t_r = t_f = 5\text{ ns}$ (10% to 90% of DV_{DD}) and timed from a voltage level of 1.2 V.

³ See Figure 3, Figure 4, Figure 6, and Figure 7.

¹ Guaranteed by design and characterization; not production tested.

² All input signals are specified with $t_R = t_F = 5$ ns (10% to 90% of DV_{DD}) and timed from a voltage level of 1.2 V.

³ See Figure 3, Figure 4, Figure 6, and Figure 7.