

**Qualification Results Summary AD5755-1 LFCSP**

QUALIFICATION PLAN / STATUS			
TEST	SPECIFICATION	SAMPLE SIZE	RESULTS
High Temperature Operating Life (HTOL)*	JEDEC <i>JESD22-A108</i>	9 x 45	Pass
Highly Accelerated Stress Test (HAST)*	JEDEC <i>JESD22-A110</i>	9 x 45	Pass
Temperature Cycle (TC)*	JEDEC <i>JESD22-A104</i>	9 x 45	Pass
Temperature/Humidity/Bias (THB)*	JEDEC <i>JESD22-A101</i>	3 x 77	Pass
High Temperature Storage Life (HTSL)	JEDEC <i>JESD22-A103</i>	3 x 77	Pass
Solder Heat Resistance (SHR)*	JEDEC/IPC <i>J-STD-020</i>	9 x 11	Pass
Latch-Up	JEDEC <i>JESD78</i>	±100mA	Pass
Electrostatic Discharge <i>Human Body Model</i>	ESDA/JEDEC <i>JS-001</i>	3/voltage	Pass ±1.8kV
Electrostatic Discharge <i>Machine Model</i>	<i>JESD22-A115</i>	3/voltage	Pass ±100V
Electrostatic Discharge <i>Field-Induced Charged Device Model</i>	JEDEC <i>JESD22-C101</i>	3/voltage	Pass ±1.0kV

\*Preconditioned per JEDEC/IPC J-STD-020

## TIMING CHARACTERISTICS

$AV_{DD} = V_{BOOST\_x} = 15\text{ V}$ ;  $AV_{SS} = -15\text{ V}$ ;  $DV_{DD} = 2.7\text{ V to }5.5\text{ V}$ ;  $AV_{CC} = 4.5\text{ V to }5.5\text{ V}$ ; dc-to-dc converter disabled;  $AGND = DGND = GND_{SW\_x} = 0\text{ V}$ ;  $REFIN = 5\text{ V}$ ; voltage outputs:  $R_L = 1\text{ k}\Omega$ ,  $C_L = 220\text{ pF}$ ; current outputs:  $R_L = 300\ \Omega$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 1.

Parameter <sup>1, 2, 3</sup>	Limit at $T_{MIN}$ , $T_{MAX}$	Unit	Description
$t_1$	50	ns min	SCLK cycle time
$t_2$	17	ns min	SCLK high time
$t_3$	17	ns min	SCLK low time
$t_4$	20	ns min	$\overline{\text{SYNC}}$ falling edge to SCLK falling edge setup time
$t_5$	15	ns min	24 <sup>th</sup> /32 <sup>nd</sup> SCLK falling edge to $\overline{\text{SYNC}}$ rising edge (see Figure 79)
<b><math>t_6</math></b>	<b>500</b>	<b>ns min</b>	<b>SYNC high time following a configuration write</b>
	5	$\mu\text{s min}$	SYNC high time following a DAC update write
	<b>20</b>	<b><math>\mu\text{s min}</math></b>	<b>SYNC high time following a DAC update write (slew rate control enabled)</b>
$t_7$	15	ns min	Data setup time
$t_8$	10	ns min	Data hold time
$t_9$	20	$\mu\text{s min}$	$\overline{\text{SYNC}}$ rising edge to $\overline{\text{LDAC}}$ falling edge (applies to any channel with digital slew rate control enabled; single DAC updated)
	5	$\mu\text{s min}$	$\overline{\text{SYNC}}$ rising edge to $\overline{\text{LDAC}}$ falling edge (applies to any channel with digital slew rate control disabled; single DAC updated)
$t_{10}$	10	ns min	$\overline{\text{LDAC}}$ pulse width low
<b><math>t_{11}</math></b>	<b>520</b>	<b>ns max</b>	<b><math>\overline{\text{LDAC}}</math> falling edge to DAC output response time</b>
$t_{12}$	See the AC Performance Characteristics section	$\mu\text{s max}$	DAC output settling time
<b><math>t_{13}</math></b>	<b>5</b>	<b><math>\mu\text{s min}</math></b>	<b>CLEAR high time</b>
<b><math>t_{14}</math></b>	<b>9</b>	<b><math>\mu\text{s max}</math></b>	<b>CLEAR activation time</b>
<b><math>t_{15}</math></b>	<b>45</b>	<b>ns max</b>	<b>SCLK rising edge to SDO valid</b>
$t_{16}$	5	$\mu\text{s min}$	$\overline{\text{SYNC}}$ rising edge to DAC output response time ( $\overline{\text{LDAC}} = 0$ ) (single DAC updated)
$t_{17}$	500	ns min	$\overline{\text{LDAC}}$ falling edge to $\overline{\text{SYNC}}$ rising edge
$t_{18}$	1	$\mu\text{s min}$	$\overline{\text{RESET}}$ pulse width

<sup>1</sup> Guaranteed by design and characterization; not production tested.

<sup>2</sup> All input signals are specified with  $t_r = t_f = 5\text{ ns}$  (10% to 90% of  $DV_{DD}$ ) and timed from a voltage level of 1.2 V.

<sup>3</sup> See Figure 3, Figure 4, Figure 6, and Figure 7.

---

<sup>1</sup> Guaranteed by design and characterization; not production tested.

<sup>2</sup> All input signals are specified with  $t_R = t_F = 5$  ns (10% to 90% of  $DV_{DD}$ ) and timed from a voltage level of 1.2 V.

<sup>3</sup> See Figure 3, Figure 4, Figure 6, and Figure 7.